Comparative Power Analysis of LFSR Test Pattern Generators
نویسندگان
چکیده
منابع مشابه
AES vs LFSR Based Test Pattern Generation: A Comparative Study
The massive integration of several functionalities leads to increased test times/test data volume. Additionally, test content for more advanced fault models increase the tester memory requirements. On the positive side, the presence of many cores in a system provides the opportunity of core testing each other. In this paper we evaluate the opportunity to use AES cryptoprocessors as test pattern...
متن کاملImplementation of Low Power Test Pattern Generator Using LFSR
In our project, we propose a novel architecture which generates the test patterns with reduced switching activities. LP-TPG (Test pattern Generator) structure consists of modified low power linear feedback shift register (LP-LFSR), m-bit counter; gray counter, NOR-gate structure and XOR-array. The m-bit counter is initialized with Zeros and which generates 2m test patterns in sequence. The m-bi...
متن کاملanalysis of power in the network society
اندیشمندان و صاحب نظران علوم اجتماعی بر این باورند که مرحله تازه ای در تاریخ جوامع بشری اغاز شده است. ویژگیهای این جامعه نو را می توان پدیده هایی از جمله اقتصاد اطلاعاتی جهانی ، هندسه متغیر شبکه ای، فرهنگ مجاز واقعی ، توسعه حیرت انگیز فناوری های دیجیتال، خدمات پیوسته و نیز فشردگی زمان و مکان برشمرد. از سوی دیگر قدرت به عنوان موضوع اصلی علم سیاست جایگاه مهمی در روابط انسانی دارد، قدرت و بازتولید...
15 صفحه اولImplementation of Low Transition Lfsr Test Pattern for Logic Bist
A Low Transition LFSR(LT-LFSR) designed by modifying Linear Feedback Shift Register is proposed to produce low power test vectors which are given to Circuit under Test (CUT) to reduce the power consumption by CUT. This technique of generating low power test patterns is performed by increasing the co-relativity between the consecutive vectors by reducing the number of bit flips between successiv...
متن کاملLFSR Reseeding Methodology for Low Power and Deterministic Pattern
An efficient low power built-in self-test methodology based on linear feedback shift register reseeding is proposed. This new method divides each test cube into several blocks and encodes that cube into a new test cube. In the new encoded test cube, the nontransitional blocks which no specified bits is included or only one kind of specified bit (1 or 0) is encoded into only one bit (1, 0, or X)...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2014
ISSN: 0975-8887
DOI: 10.5120/17207-7426